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[571 ABSTRAa 
A field effect transistor and method of making the same 
wherein a semi-conductor layer is placed on an insulat- 
ing substrate, and wherein the gate region is separated 
from source and drain regions of a like conductivity 
type to that of the source and drain regions but of re- 
duced conductivity, the gate electrode and gate region 
of the layer being of generally reduced length, and the 
gate region being of greatest length on its surface clos- 
est to the gate electrode. This is accomplished by ini- 
tially creating a relatively large gate region of one po- 
larity, and then reversing the polarity of a central por- 
tion of this gate region by ion bombardment, thus 
achieving a narrower final gate region of the stated 
configuration. 
3 Claims, 8 Drawing Figures 
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FIELD EFFECT TRANSISTOR AND METHOD OF 
CONSTRUCTION THEREOF 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the U.S. Government, and may be manufac- 
tured and used by or for the Government of the United 
States of America for governmental purposes without 
BACKGROUND OF THE INVENTION 
5 
the payment of any royalties thereon or therefor. 10 
1. Field of the Invention 
This invention relates to transistors, and particularly 
to field effect silicon-on-insulator transistors. 
2. General Description of the Prior Art 
Field effect transistors may be constructed of insulat- 
ing substrates, and their use could be extended by modi- 
fications which would increase their switching speeds, 
while at the same time preserving their present low 20 
15 
power requirements, that is, achieving a lower speed- 
power product than is currently obtainable. One factor 
limiting such improvement is that of channel length and 
the distance across the gate region of a transistor be- 
tween the source and drain. Any reduction in this spac- 
ing in a conventional transistor of this type on an insu- 
lating substrate would result in a source-drain short at 
the semi-conductor substrate interface where this chan- 
nel length is shortest due to the physical properties of 
this interface. Such a short would prevent other proper 
operation of the device, and, of course, must be 
avoided. 
A second problem is that of gate-channel capacitance 
which must be minimized if frequency response is to be 
extended. To insure proper operation of such a transis- 
tor, the gate electrode must just overlap the source and 
drain regions slightly. Presently, the minimum overlap 
(which ideally should be made shorter) is limited by 
tolerances required by present-day techniques of wafer- 
mask alignment. This tolerance must be such as to in- 
sure that a control channel is formed by the gate elec- 
trode over the entire distance between the source and 
drain regions of the device. Otherwise, part of the gate 
region would not be under gate control, and a perma- 
nent diode would result, preventing operation of the 
device. 
In order to reduce gate-channel capacitance, a field 
effect transistor has been developed in which a poly- 
crystalline silicon P+ gate electrode is positioned over 
a conventional P type gate region, the latter separating 
the N+ source and drain regions. It has the advantage 
of virtually no gate overlap over source or drain, as the 
silicon gate is used to define N+ diffusion regions into 
the wafer making up the source and drain. Although 
this self-alignment technique does away with gate over- 
lap capacitance, it does nothing to decrease channel 
length, Le., source to drain spacing, one of the limita- 
tions referred to above. 
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Another means of reducing gate overlap capacitance 
is incorporated in another form of field effect transistor 60 
by means of an ion implantation technique as follows. 
N+ source and drain regions and a P type gate region 
are defined in a normal manner at a convenient spacing. 
Next, a gate electrode is made as small as possible, cen- 
tered over the gate P region, and it defines an area 65 
smaller than the gate region, being limited by the ability 
to define a metal electrode. Next, the entire device is 
bombarded with N ions, causing source and drain N+ 
regions to extend into sides of the originally doped P 
region to thus effectively extend the source and drain 
gate regions up to a sharp line by the shadow of the gate 
electrode. This thus quite effectively prevents a gate 
electrode overlap over the source and drain regions and 
does away with the gate overlap capacitance. One dis- 
advantage of this geometry is that because of the sharp 
doping profile achieved by the described technique, 
there may result a low voltage breakdown of the device 
due to high electric field intensities between the gate 
and source and drain regions. 
Still another device, referred to as a double diffused 
metal oxide semi-conductor device, has been proposed 
as an improved higher speed field effect transistor. It, 
too, uses an auxiliary gate region, but differs from the 
self-alignment device described above in that the cen- 
trally positioned gate region is doped N rather than P, 
except for a very narrow region adjacent to the drain 
diffusion, which is doped P. It would seem that this 
geometry could provide a higher speed device. How- 
ever, it also appears that there may be a significant 
signal propagation delay across the source to drain 
channel as a result of gate influence on the entire chan- 
nel area, making the entire channel area a surface effect 
area. This, of course, could reduce or significantly l i t  
any increase in switching speeds. 
SUMMARY OF THE INVENTION 
In accordance with the present invention, there is 
provided a field effect transistor which both reduces 
channel length between source and drain and reduces 
gate-channel capacitance. This is accomplished by the 
construction of a field effect transistor in which the 
central semi-conductor region is of the same polarity as 
the source and drain, but of reduced conductivity, and 
the gate region is formed by converting to an opposite 
polarity a narrow center region of the central region of 
the device. This construction reduces the effective 
channel length, and the channel length is made shortest 
near the gate electrode. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGS. 1-8 illustrate the fabrication steps in the manu- 
facture of the transfer of this invention. 
DETAILED DESCRIPTION OF THE 
DRAWINGS 
This invention will be described in terms of a field 
effect silicon-on-insulator type construction. 
Referring to FIG. 1, silicon islands 10 are formed 
from a silicon layer which has been deposited on an 
insulating substrate 12 (e.g., A1,03), one island for each 
transistor to be fabricated. Typically with logic cir- 
cuitry there would be hundreds, or perhaps thousands, 
of discrete such islands for as many transistors. In one 
embodiment of the invention, the silicon material of a 
thickness of 1 micrometer is originally doped to an N 
state, then a first layer 14 of silicon dioxide, SiOz (an 
insulating layer) is grown to a thickness of 150 to 250 
nanometers, leaving an N doped region 16 of a thickness 
of 890 to 930 nanometers. 
FIG. 2 illustrates the next step in which the Si021ayer 
14 of FIG. 1 is selectively etched away to uncover 
spaced regions 18 and 20, leaving an Si02dflusion mask 
22. A material such as phosphorous is diffused into the 
exposed regions 18 and 20 to enhance the N semi-con- 
ductivity to achieve an increased conductivity com- 
pared to that of central region 24, which is masked from 
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the diffusion process by the upper Si021ayer left on it as 
regions 18 and 20 are thus formed as source and drain 
regions, respectively. These regions are designated N + 
regions, meaning that they have a higher concentration 
of carriers than regions simply designated as N or P. 
Next, SiOz diffusion mask 22, shown in FIG. 2, is 
removed, and an SOz layer 26 is grown over the outer 
top surface of the silicon layer, this Si02 layer being of 
a thickness of 800 to 1,OOO nanometers. Gate implanta- 
tion window 18, generally of a length of one microme- 
ter or less (across the page), as limited by masking tech- 
niques, is then defined by removing the Si02in this area 
directly over a central portion 30 of central region 24 of 
island 12. A thin Si02 layer of a thickness of 30 to 40 
nanometers is then formed in window 28 to protect the 
silicon surface during ion bombardment. 
Next, referring to FIG. 4, island 10 is subject to a P 
type ion bombardment, with the result that thick re- 
gions 32 and 34 of Si02 layer 26 generally stop the ions, 
while a region 28 transmits them as in the case of normal 
ion implantation. As a result, there is created a P region 
36 in island 10 between residual N regions 38 and 40. 
Dosage is selected such that the P type impurity con- 
centration exceeds the N type concentration in regions 
38 and 40, and is such that P region 36 concentration 
yields the desired threshold voltage for the device. P 
region 36 is thus formed as a quite short gate region. 
Next, referring to FIG. 5, the thin Si02 layer region 
28 is etched away, and the wafer is cleaned preliminary 
to the application of a new Si02 surface layer. 
Referring to FIG. 6, a 100 to 110 nanometers SO2 
gate layer 42 is grown over gate region 36. 
Next, as illustrated in FIG. 7, island 10 is masked, and 
portions of SiOz layers 32 and 34 over source and drain 
regions 18 and 20 are etched away. 
FIG. 8 illustrates the application of metal electrodes, 
these being affied as drain electrode 44, gate electrode 
46, and source electrode 48. These electrodes are ap- 
plied in a conventional manner. 
channel length with reductions in length of five or more 
times being possible. This reduction in turn enables a 
corresponding increase in transconductance (or 
sensitivity or gain). Second, the gate-channel capaci- 
5 tance, particularly the gate-drain (Miller effect) capaci- 
tance, is reduced which significantly increases switch- 
ing speeds. 
Having thus described my invention, what is claimed 
is: 
1. The method of making a field effect transistor 
comprising: 
forming on an insulating substrate at least one island 
comprising semi-conductor material of a first con- 
ductivity type, said island being in the form of a 
layer 0.8 to 1.2 micrometers in thickness; 
growing over the outer surface of said island a first, 
upper, thin masking layer 150 to 250 nanometers in 
thickness; 
removing two separated regions of said first upper 
layer, leaving an intermediate region of this layer 
as a mask; 
diffusing into the thus exposed separated regions of 
said wafer a material increasing the conductivity of 
the thus exposed separated regions, the increase 
being in the same polarity direction as the existing 
polarity of said semi-conductor material to thus 
create two separated enhanced discrete polarity 
regions comprising source and drain regions; 
removing the balance of said fmt insulating layer and 
growing a second insulating layer over the outer 
body of said wafer to a thickness of 800 to 1,OOO 
nanometers, then etching a window in a small cen- 
tral portion, smaller than but within the area in 
which said intermediate region of said first layer 
was located, where a reduced thickness of 30 to 40 
nanometers is grown to define a gate region; 
bombarding said gate region with an opposite, sec- 
ond, polarity type ion bombardment, the dosage of 
said bombardment being that required to exceed 
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- Electrically, the completed device has the same sche- 40 
matic symbol as a standard insulated gate field effect 
transistor and would be utilized in the same way, having 
particular application in logic switching and memory 
circuits. The method of construction outlined enables 
the production of a pseudo-self-alimed gate structure of 45 
the original degree of impurity concentration in 
said wafer to a selected degree, whereby there is 
created a gate region of a second polarity separated 
from said source and drain regions by modified 
regions of said first polarity type, but of lesser con- 
ductivity than said source and drain regions; 
very small gate dimensions. Whiie the- illustrated em- 
bodiment of the invention employs N type semi-con- 
ductive regions for the source and drain regions and a P 
type semi-conductive region for the gate region, it is to 
be appreciated that this arrangement may be reversed. 
Thus, complementary (P channel) devices may be con- 
structed, which are particularly useful in complemen- 
tary-pair switches. It is to be further noted that although 
silicon is discussed as the semi-conductive island mate- 
rial employed in the fabrication of the device of this 
invention, other semi-conductor materials may be em- 
ployed. One such material would be gallium arsenide. 
The device of this invention has two principal advan- 
tages over a conventional diffused source-drain and 
enhancement mode metal gate transistor which it is 
adapted to replace. First, the channel length across gate 
region 36 is made of minimum length just opposite the 
gate electrode where its control effect is maximum 
instead of at the opposite surface. This enables a shorter 
removing -said second layer over said gate region of 
said wafer and cleaning the thus exposed surface of 
said wafer; 
growing a third insulating layer to a thickness of 100 
to 110 nanometers over said gate region; 
removing said second layer over said source and 
drain regions, creating openings for source and 
drain contacts; and 
depositing conductive electrodes to thus exposed 
source and drain openings in said second layer and 
on said third layer over said gate region. 
2. The method of making a field effect transistor as set 
forth in claim 1 wherein said semi-conductor material is 
silicon, and said layers comprise silicon dioxide. 
3. The method as set forth in claim 2 wherein said 
gate region is of a P polarity, said modified regions are 
of an N polarity, and said source and drain regions are 
of an N+ polarity. 
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